

CLAIMS

What is claimed is:

1 1. A network system comprising:

2 - a plurality of network processor interfaces for transmitting and receiving data

3 cell sequences,

4 - a switch fabric interface;

5 - an ingress path providing a plurality of ingress queues between the plurality of

6 network processor interfaces and the switch fabric interface combining the transmitted data calls

7 of the network processors to a single data cell sequence;

8 - an egress path providing a plurality of egress queues and a memory controller

9 between the plurality of the switch fabric interface and network processor interfaces for

10 distributing data cell sequences from a received data cell sequence to the respective network

11 processor interfaces.

1 2. System according to claim 1, wherein the egress path comprises a first egress path

2 handling control signals and a second egress path handling data signals.

1 3. System according to claim 1, wherein each network processor interface comprises

2 a receiving interface and a transmitting interface.

1 4. System according to claim 3, wherein the ingress queues each have an input and

2 an output, each ingress queue input being coupled with a respective transmitting network

3 processor interface, and the ingress path further comprises a multiplexer coupled with the outputs

4 of the plurality of ingress queues and the switch fabric interface.

1 5. System according to claim 4, further comprising an ingress output queue coupled
2 between the multiplexer and the switch fabric interface.

1 6. System according to claim 1, wherein the egress path comprises a de-multiplexer
2 coupled with the switch fabric interface and the plurality of egress queues.

1 7. System according to claim 1, wherein said memory controller comprises a
2 memory interface and a egress path routing switch routing the received cells through a memory
3 coupled with the memory controller or directly to the network processor interfaces if no memory
4 is coupled with the memory controller.

1 8. System according to claim 7, further comprising a first set of egress queues
2 coupled between the de-multiplexer and a memory multiplexer coupled with a memory
3 controller input, a memory de-multiplexer coupled with a memory controller output, a second set
4 of egress queues coupled between the memory de-multiplexer and the network processor
5 interfaces.

1 9. System according to claim 8, wherein the egress path comprises a first egress path
2 handling control signals and a second egress path handling data signals, wherein the first egress
3 path comprises a third set of egress queues coupled between the de-multiplexer and the network
4 processors and the second egress path comprises the first and second egress queues, and wherein
5 a plurality of output multiplexers is coupled between the network processors and the first and
6 second egress paths.

1 10. System according to claim 8, wherein the first and second set of egress queues
2 comprises two queues associated with each network processor interface.

1 11. System according to claim 7, wherein the memory interface is configured to
2 couple with an error correcting memory.

1 12. System according to claim 7, wherein the memory interface is configured to
2 couple with a DDR SRAM.

1 13. System according to claim 11, wherein the memory interface is configured to
couple with a QDR ECC SRAM.

1 14. System according to claim 11, wherein the error correcting memory is an in-band
memory.

1 15. System according to claim 1, wherein each queue comprises an associated
watermark register.

1 16. System according to claim 15, further comprising a control unit for controlling the
2 ingress and egress queues.

1 17. System according to claim 15, further comprising a host-subsystem interface
2 coupled with the control unit.

1 18. System according to claim 1, wherein the network processor interface is provided
2 on a line card having five network processor ports.

1 19. System according to claim 18, comprising a plurality of five network processor
2 ports.

1 20. System according to claim 20, wherein the switch fabric interface has a higher
2 bandwidth than one of the plurality of network processor interfaces and the number of network
3 processors interfaces is adapted to approximately match the bandwidth of the bandwidth of the
4 switch fabric interface.

1 21. A method of controlling the ingress and egress data paths of a network processor
2 interface system, said method comprising the steps of:

- 3 - providing a plurality of network processor interfaces for transmitting and
4 receiving data cell sequences,
- 5 - providing a switch fabric interface;
- 6 - providing an ingress path having a plurality of ingress queues between the
7 plurality of network processor interfaces and the switch fabric interface combining the
8 transmitted data calls of the network processors to a single data cell sequence; and
- 9 - providing an egress path having a plurality of egress queues and a memory
10 controller between the plurality of the switch fabric interface and network processor interfaces
11 for distributing data cell sequences from a received data cell sequence to the respective network
12 processor interfaces.

1 22. Method according to claim 21, further comprising the steps of:

- 2 - buffering transmitted data cells in the ingress queues,
- 3 - combining the content of the ingress queues, and

- 4 - buffering the combined data cells in an ingress output queue.
- 1 23. Method according to claim 21, further comprising the step of:
- 2 - splitting the egress path in a first path handling control data cells and a second path
- 3 handling data cells.
- 1 24. Method according to claim 21, further comprising the step of:
- 2 - if a memory is coupled to the memory interface, storing received data cells in
- 3 the memory,
- 4 - otherwise moving the received data cells directly to the respective network
- processor interface.
- 1 25. Method according to claim 23, further comprising the steps of:
- 2 - providing at least two egress queues for each network processor interface, and
- 3 - selecting which queue is coupled with the associated network processor
- interface.
- 1 26. Method according to claim 24, further comprising the steps of:
- 2 - generating a control data cell by the memory controller, and
- 3 - routing the generated control cell through the first egress path.
- 1 27. Method according to claim 21, further comprising the steps of:
- 2 - monitoring the filling level of the queues, and
- 3 - generating control signals according to the filling level.
- 1 28. Method according to claim 27, further comprising the step of:

2 - discarding data cells according to their status if the filling level is reached within
3 a queue.

1 29. Method according to claim 21, further comprising the step of:
2 - distributing data cells according to a priority scheme included in the data cells.

1 30. Method according to claim 21, further comprising:
2 - distributing data cells according to a Quality of Service scheme included in the
3 data cells.

1 31. Method according to claim 21, wherein storage area network and networking
2 protocols are processed.

1 32. Method according to claim 21, wherein the switch fabric interface has a higher
2 bandwidth than one of the plurality of network processor interfaces, and the method further
3 comprises the step of providing a number of network processor interfaces adapted for combining
4 the bandwidth of the network processors to approximately match the bandwidth of the switch
5 fabric interface.

1 33. Method according to claim 32, wherein the bandwidth of the switch fabric
2 interface is lower than the combined bandwidth of the network processor interfaces.